This file has been cleaned of potential threats.	
To view the reconstructed contents, please SCROLL DOWN to next page.	



2. Course Objectives

using SPICE.

modern VLSI systems design.

جامعة المنوفية كلية الهندسة الإلكترونية قسم هندسة الالكترونيات و الاتصالات الكهربية



Department offering the program: Electronics and Electrical Communications Engineering **Department offering the course:** Electronics and Electrical Communications Engineering

Course Specification

1. Course Basic Information					
Code ECE 212 Department requirement	Title: Very Large Scale Integrated Circuit	Academic year: 2015-2016 Level (2) – Semester (1 st)			
Field: Basic Eng. Science	Teaching hours: Lecture [2]	Tutorial [1] Lab [0]			

1. To provide students with the basics of MOS transistor theory and modeling

2. To give students a comprehensive study for the principles and techniques of

3. To develop the student's skills to analyze and design the VLSI technology.

	MOS logic circuits, a	e analysis of combinational MOS logic circuits, sequential and MOS semiconductor memories. th integrated circuits different fabrication methods.
	Intended learning outcomes: ARS	Course ILOs
	A.1 Explain concepts and theories of mathematics and science, appropriate to very large scale integrated circuit.	 A.1.1 Explain MOS transistors concepts and theories. A.1.2 Explain VLSI layout concepts. A.1.3 Explain the concepts of inverter, static and dynamic logic, and memory circuits.
56	A.3 Describe characteristics of engineering materials related to very large scale integrated circuit. A.4 Demonstrate principles of design including elements design, process and/or a system related to very large scale integrated circuit.	 A.3.1 Describe characteristics of materials used in integrated circuit fabrication. A.4.1 Demonstrate design principles of combinational and sequential MOS logic circuits. A.4.2 Demonstrate design principles of MOS semiconductor memories.
A- Knowledge and understanding	A.8 Describe current engineering technologies as related to very large scale integrated circuit.	 A.8.1 Describe current engineering technologies related to MOS logic circuits. A.8.2 Describe current engineering technologies related to MOS semiconductor memories. A.8.2 Describe current engineering technologies related to integrated circuits fabrication.
	A.19 Explain methods of fabrication of integrated circuits.	 A.19.1 Describe methods of fabrication of MOS semiconductor memories. A.19.1 Describe methods of fabrication of combinational and sequential MOS logic circuits.





	B.1 Select appropriate mathematical and computer-based methods for modeling and analyzing problems.	B.1.1 Select appropriate mathematical methods for analyzing MOS transistor performance. B.1.2 Select appropriate computer-based methods for modeling MOS transistor using SPICE.		
B- Intellectual skills	B.5 Assess and evaluate the characteristics and performance of components, systems and processes.	B.5.1 Assess the characteristics of static and dynamic inverters. B.5.2 Evaluate the performance MOS transistor.		
B- Intell	B.6 Investigate the failure of components, systems, and processes.	B.6.1 Investigate the failure of MOS semiconductor memories.		
	C.2 Professionally merges the engineering knowledge, understanding, and feedback to improve design, products and/or services.	C.2.1 Professionally merges the engineering knowledge and understanding to improve MOS semiconductor memories design.		
kills	C.3 Create and/or re-design a process, component or system, and carry out specialized engineering designs.	C.3.1 Create combinational and sequential MOS logic circuits. C.3.2 Create MOS semiconductor memories circuits. C.3.3 Create layout designs for different integrated circuits.		
C- Professional skills	C.6 Use a wide range of analytical tools, techniques, and software packages pertaining to very large scale integrated circuits and develop required computer programs.	C.6.1 Use SPICE analytical tool for modeling MOS transistors. C.6.2 Use the appropriate software package to make VLSI layout.		
	D.2. Work in stressful environment and within constraints.	D.2.1 Work in stressful environment and within constraints in understanding Modeling of transistor using SPICE.		
	D.3 Communicate effectively.	D.3.1 Communicate effectively, in class room and lab time with his colleagues and staff members.		
ral skills	D.4 Demonstrate efficient IT capabilities.	D.4.1 Demonstrate efficient IT capabilities with using SPICE.		
D- General skills	D.6 Effectively manages tasks, time, and resources.	D.6.1 Effectively manages tasks, time, and resources in the Lab assignments, and exams.		





_	(جامعة المنوفية)	عسم سنسه ۱۵ معرویات و ۱۵ هماری ا
	D.7. Search for i engage in life-lo discipline.	self learning in modeling of MOS transistor and fabrication of MOS circuits. D.7. 2 Search for information and engage in life-long self learning relevant to integrated circuits analysis and design. MOSFET and Fabrication Technology, The pass transistor, NMOS, MOS
C	contents	Inverter and BiCMOS. Fabrication of NMOS Device/ Transistor Fabrication of CMOS Devices, n-Well Process, P-well Processing Steps Twin-Tub Processing. Stick diagrams. NMOS design style, CMOS-design style. Design rules and layout, Lambda-based design rules. Double metal, MOS process rules, CMOS lambda-based design rules, 2µm double metal, double poly. CMOS / BiCMOS rules, Layout diagrams, Symbolic diagrams - translation to mask form. Transmission gates, Gate (restoring) logic. The inverter, Two-input NMOS, CMOS and BiCMOS Nand gates, Two-input nMOS, CMOS and BiCMOS Nor gates. Pseudo-nMOS logic, Dynamic CMOS logic, Clocked CMOS (CZMOS) logic, CMOS domino logic, n-p CMOS logic, A parity generator, Bus arbitration iogic for n-line bus. Multiplexers (data selectors), A general logic function block, A four-line Gray code to binary code converter, The programmable logic array (PLA), Two-phase clocking, Charge storage, Dynamic register element, A dynamic shift register. Illustration of the design process computational elements, Some observations on the design process, Design of a 4-bit adder, Implementing ALU functions with an adder, The Manchester carry-chain. Some CMOS design projects, CMOS project 1 - an incrementer/decrementer: MOS project 2 - left/right shift serial/para register: CMOS project 3 - a comparator for two n-bit numbers: CMOS/BiCMOS project 4 - a two-phase non-overlapping clock generator with buffered output on both phases: CMOS project 5 - design of a latch - an event-driven latch element for EDL systems. CMOS/BiCMOS project 4 - a two-phase non-overlapping clock generator with buffered output on both phases: CMOS project 5 - design of a latch - an event-driven latch element for EDL systems. CMOS/BiCMOS project 4 - a two-phase non-overlapping clock generator with buffered output on both phases: CMOS project 5 - design of a latch - an event-driven latch element for EDL systems. CMOS design projects of two n-bit numbers: CMOS design of a latch - an event-driven latch element for EDL systems. CMOS des
	Teaching and	- Lectures
	earning	TutorialsLabs and case studies
n	nethods	- Research assignments
6. 7	Teaching and	- Assign a portion of the office hours for those students.
	rning methods	- Arrange meetings for more discussion and declaration.
	disable	- Repeat the explanation of some of the material and tutorials.
	dents	- Assign a teaching assistance to follow up the performance of this group
Stu	uciilo	2-22-51 a transition and and the position and the position and group





	of students.				
7. Student assessment					
a- Assessment	- Weekly sheet exercises at class room.				
methods	- Quizzes.				
	- Labs experiments and case study for n	nore demonstration.			
	- Mid-term and final exams.				
b- Assessment	- Exercise sheet/Lab assignment:	Weekly			
schedule	- Quiz 1:	Week <u>no</u> 4			
	- Mid-term exam:	Week no 8			
	- Quiz 2:	Week <u>no</u> 12			
	- Lab exam:	Week <u>no</u> 15			
	- Final-term examination:	Week <u>no</u> 16			
c- Weighting of	- Class tutorial and quizzes:	10%			
assessment	- Mid-term examination:	15 %			
	- Case study:	5 %			
	- Final-term examination:	70 %			
	Total	100 %			
8. List of text book	s and references				
a- Course notes	- There are lecture notes prepared in the form of a book authorized by the				
	department.				
b- Text books	- Neil H. E. Weste, D. M. Harris, Inte	egrated Circuit Design, 4 th ed,			
	Pearson Higher Education, 2011, ISBN: 978-0-321-69694-6.				
c- Recommended	[1] E. Brunvand, Digital VLSI Chip Des	sign With Cadence and Synopsys			
books	CAD Tools, 1st ed. Reading, MA: A	•			
	[2] Ayers, J. E. Digital integrated circuits: analysis and design, CRC Press,				
	2004.				
	[3] R. J. Baker, H. W. Li, and D. E. Boyce, CMOS, Circuit Design,				
	Layout, and Simulation, New York: IEEE Press, 1998.				
d- Periodicals,	www.mrc.uidaho.edu/vlsi/cad_free.html,				
Web sites, etc.	www.webopedia.com/TERM/V/VLSI	I.html			
	www.inf.ufrgs.br/vlsisoclsi				
	www.epfl.ch/LSI2001/teaching//toc				
	www.ce.rit.edu/people/lukowiak/eecc	630/Syllabus.pdf			

Course contents - ILOs Matrix

Course contents - ILOS Matrix					
Content topics	Week	A- Knowledge & understanding	B- Intellectual skills	C- Professional and practical skills	D- General and transferable skills
Introduction - MOS transistor theory - Modeling of transistor using SPICE	1-3	A.1, A.3	B.1, B.5	C.6	D.2,D.3,D.4, D.6, D.7
fabrication of circuits MOS - Inverter static characteristics - Inverter dynamic characteristics	4-5	A.4, A.8	B.5, B.6	C.3, C.6	D.3, D.6, D.7
Combinational MOS	6-9	A.1, A.3	B.5, B.6	C.2, C.6	D.3, D.6, D.7





logic - Sequential MOS logic circuits. MOS semiconductor memories -10-12 B.1 C.3 Description A.3, A.19 D.3, D.6, D.7 component and analysis Interaction with matter 13-14 C.2, C.3 A.1, A.8 D.3, D.6, D.7 Ion Implementation.

Teaching and learning methods - ILOs Matrix

Teaching and learning methods - 1120s Matrix					
Teaching and learning methods	A. Knowledge & understanding	B. Intellectual skills	C. Professional & practical skills	D. General & transferable skills	
Lectures	A.1, A.3, A.4, A.8, A.19	B.1, B.5, B.6	C.2, C.3, C.6	D.3	
Tutorials	A.1, A.3, A.8, A.19	B.1, B.5, B.6	C.2, C.3	D.3,D.6,D.7	
Exercises	A.1, A.3, A.4, A.8, A.19	B.1, B.5, B.6	C.2, C.3	D.6,D.7	
Lab	A.4	B.1, B.5, B.6	C.2, C.3, C.6	D.2,D.3,D.4,D.6,D.7	

Assessment methods - ILOs Matrix

Assessment methods	A. Knowledge & understanding	B. Intellectual skills	C. Professional & practical skills	D. General & transferable skills
Weekly sheet exercises	A.1, A.3, A.4, A.8, A.23	B.1, B.5, B.6	C.2, C.3	D.6,D.7
Reports	A.1, A.3, A.4, A.8, A.19	B.1, B.5, B.6	C.2, C.3	D.6,D.7
Quizzes	A.1, A.3, A.4, A.8, A.19	B.1, B.5, B.6	C.2, C.3	D.2,D.4,D.6
Lab exam	A.4	B.1, B.5, B.6	C.2, C.3, C.6	D.2,D.4,D.6
Mid-term and final written exams	A.1, A.3, A.4, A.8, A.19	B.1, B.5, B.6	C.2, C.3	D.6

Authorized from department board at 15/05/2016 Authorized from college board at 05/06/2016

Course coordinator:

Head of Department:

Prof. Abd El-Naser A. Mohamed

Prof. Fathi El-Sayed Abd El-Samie





